According to the changing external environment, or night fog cases collected a blurry image. In this paper, the conventional histogram equalization algorithm is optimized and improved, as well as an adaptive histogram equalization algorithm is proposed, which can effectively control the contrast ratio. To convert images from the RGB space to HSI space, and then to HSI space of luminance component (I) of gray histogram for optimization of the algorithm, and then convert to RGB space. The realization of the algorithm by FPGA, image recognition degree enhanced obviously, improve the quality of the image, the actual application effect is superior.
INTRODUCTION
With the acceleration of industrialization process, the environment is rapidly deteriorating, severe haze weather, under the environment of high resolution is not collected image resolution is not very ideal. So the study of color image enhancement technology is particularly important. Because of the color image R, G, B components are related to each other, if the color image enhancement directly, easy to result in enhanced image color distortion [1] . Convert RGB to HSI space can better reflect the visual characteristics, and then in HSI space for the processing of image enhancement algorithm, after processing the image contrast and image quality was increased obviously [2] . On the hardware, the FPGA is parallel processing in the structure, so it can carry out high speed operation, and FPGA system structural is strong, flexibility. Considering the above factors, the system adopts the CycloneIV series EP4CE10E22C8N FPGA as the processor, convert RGB space to HSI space, realize the image enhancement in HSI space, and then converted into RGB color space to HSI space. This scheme is relatively simple, high integration, low power consumption advantages.
IMAGE ENHANCEMENT ALGORITHM
A. Algorithm Principle RGB (red, green, blue) color space is one of the most widely used color space. Through the change of the red, green, blue three primary colors and overlay each other between them for a variety of different colors. HSI (hue, saturation, intensity) of H for color wavelength is called tonal, S for color depth degree is called saturation, I for intensity or brightness, corresponding to the image brightness and image grayscale [3] . People feel the color way is closely related to the H and S components and the I component has nothing to do with the image color information. They can be handled separately and are independent of each other, so it is suitable for image analysis and processing [4] .
The ideas of the algorithm is to convert the image from the RGB space to HSI space, secondly the I component of the gray histogram of HSI space effectively control contrast adaptive histogram equalization processing, to improve the brightness of the image and then back to the RGB space to display.
A. Color Image is Firstly Transformed From RGB Space to HSI Space.
The basic idea of the transformation process is to separate the luminance component first and transform the three-dimensional space into a two-dimensional one, then with the help of the vector dot product formula of analytic geometry, the hue value of the HSI model in the two-dimensional plane can be further derived.
The specific process is as follows: 1) Normalize the values of RGB.
2) Calculate the values of H, S and I, respectively. 180
B. Use Optimal Histogram Equalization Algorithm to Process The I Component.
Histogram Equalization algorithm is one kind of image processing method that adopts the image histogram to adjust image contrast [5] . However, the appearance of image detail information loss always occurs brought by conventional histogram equalization algorithm processing course, which makes the effect is not as good as expected. In this paper, the conventional histogram equalization algorithm is optimized and improved, as well as an adaptive histogram equalization algorithm is proposed, which can effectively control the contrast ratio. According to the maximum gray level probability density of the histogram and the average brightness of the image, the proposed algorithm can realize the self-adaptive adjustment of the histogram. With the processing course of the proposed algorithm, the dynamic scope of the pixel gray scale is expanded, as well as the image contrast is significantly enhanced.
The specific algorithm processing steps are as follows:
1) Get the probability density ( ) P k (k=0,1,…,L-1) for all gray levels of the original image, where L is the total number of the gray levels;
2) Calculate the maximum probability density k P and define
Calculate the average luminance value m I :
Calculate the newly generated histogram
 、  are regulation parameter.
Transform pixel gray-value D into gray value ( , ) f x y : The transformation of HSI space into RGB space is the inverse process of the calculation course of transforming RGB into HSI, as is shown below.
The R, G, B parameters are normalized values obtained by using the equations above, whose ranges are between 0 and 1, and these three values need to be multiplied by 255 to get the final RGB values.
HARDWARE IMPLEMENTATION
OV7725 digital image sensor is introduced in the system for image acquisition, in addition, the image processing module and the rest of peripherals are combined with a Cyclone IV series FPGA microchip, whose model is EP4CE10E22C8N with 10000LE on-chip resource. A Hynix HY57V641620 RAM chip is chosen as the SDRAM of the system, which has 4M*16bit capacity available. The overall structure of the proposed system is presented in Figure. 1.
A 50MHz crystal oscillator is adopted to provide the input clock for the FPGA based system. OV7725 image sensor is controlled by the FPGA through I²C interface where the I²C bus transmitting information is simulated by the control logic inside the FPGA, hence the control register, working mode and the output RGB image format of the image sensor can be preset in this way. After the accomplishment of system parameter initialization , the integrated PLL circuit would provide a 24MHz clock for the image sensor, and the RGB data then can be read from the sensor synchronized with the control signal as the VSYNC and HREF data must be valid here.
CMOS_PCLK signal is taken as the system master clock. Simply by capturing CMOS-VSYNC and CMOS-HREF signals, the data acquisition course can be achieved with the data expressions of 1280 in each row and 640 rows in each frame.
The data transmitted through the OV7725 image sensor is then transferred to the format conversion module, in which unit the conversion of the format is done for the transformation of RGB space into HSI space. After transformation process finished, it only needs to collect the I component information for the transformed image. Subsequently the collected values of I are taken as the RAM addresses, then by storing the each pixel with diverse brightness into different addresses to complete the histogram statistics, and the proposed algorithm is adopted for coping with the image according to the statistical results of the histogram.
In this design, due to OV7725 image sensor working in 24MHz, as well as the CMOS_PCLK signal is 24MHz, the control clock of SDRAM is 100MHz, the driving clock signal of SDRAM is 100MHz after the phase-offset, and the VGA scan clock is 25MHz with a resolution of 640*480@60Hz. Therefore, the integrated PLL is used for the managements of the global clock.. Data caching is implemented through the asynchronous FIFO, after the completion of power-on and refreshing course of the SDRAM memory, a series of read and write operations are applied on the memory and then a frame of image data is written into the it. Meanwhile, the I component of the image data is sent to the image processing module, and the optimal algorithm of the histogram equalization is processed in this module. The processed image data will be stored in SDRAM subsequently. At last the ping-pong operation is adopted to cope with the data, and by Figure 1 . Overall structure of the proposed system. means of the row caching process of the FIFO, the processed image data in the SDRAM memory is then transferred into the HSI-RGB transformation module. Finally, the HSI space of the image is transformed into RGB space, and with the help of VGA control module, the enhanced color image is displayed on the VGA display. The architecture of I²C protocol is one kind of serial communication bus. By means of this interface, the resolution, internal clock, brightness, chromatic aberration and 3A parameters of an applied system can be preset. I²C bus only occupies two signal interfaces, i.e., the serial data line SDA and the serial clock line SCL. In this system, the slave unit, OV7725 image sensor, is controlled by the primary FPGA controller .
EXPERIMENTAL RESULTS AND ANALYSIS
The FPGA based testing board is designed for the propose of image processing, as is shown Fig.2 . And the processing course has been implemented on a specific image with the help of the proposed algorithm, and the comparison results of the pre-processing and post-processing of the image are shown as follows. proposed Algorithm. Fig.3 shows the image status before processing, and Fig.4 presents the comparison results of the pre-processing and post-processing of the image, and the same comparison course has been made on the by using the proposed algorithm, as is shown in Fig.5 . It can be seen that the original image tends to be gray, and the image effect has been greatly improved after applying the conventional histogram equalization algorithm, and the contrast effect is not as obvious as expected yet, whose overall look still appears to be a little dark, and it is also can be seen that, after the processing course of the proposed algorithm in this paper, the clarity and visual effects of the image have been improved significantly, as well as the image details tends to be more rich, and the experimental effects are evident. In the external environment is not very good, especially under the condition of fog and darker enhancement of brightness I can increase the sharpness of the image well, in the case of low resolution is applied in video monitoring, etc. Has extensive practical applications.
CONCLUSIONS
FPGA has the function of the flexible parallel, real-time processing image data, very suitable for a large amount of data, transmission speed of the color image enhancement processing, so choose FPGA as the core of the whole algorithm processor. Through the synergy to complete each image processing module and mutual transformation between RGB space and HSI space gray image acquisition and real-time enhancement algorithm, and use the software to realize the histogram statistics and histogram equalization algorithm in parallel. System by using Verilog hardware programming language to write each functional module. Table I shows using this algorithm is faster than traditional algorithm 0.83 ms, the experimental results show that this system has high integration, good real-time algorithm, has a good practicability.
